any computer/electrical engineers around?
any computer/electrical engineers around?
so... Anyone wanna give me some ideas for some type of phenomena of high speed digital design to investigate? Something I can design on some pcb and do an experiment with after. The only things I can think of are related to mutual inductance/capacitance.
250,000-mile Club President
Joined: Nov 2002
Posts: 4,770
From: Bizerkeley
Car Info: MBP 02 WRX wagon
"High Speed" is taking on a whole new meaning these days, stuff is starting to be built that involves switches on the molecular level, and REAL high speed transmission is going away from electrons and EM waves on wire to photons travelling through fiberoptics.
But a lot of the fiberoptic stuff is getting affordable, that might be something worth playing with.
So- are you looking for a senior project or something?
But a lot of the fiberoptic stuff is getting affordable, that might be something worth playing with.
So- are you looking for a senior project or something?
Registered User
iTrader: (9)
Joined: Oct 2005
Posts: 3,312
From: San Jose, CA
Car Info: 2011 WRX hatch gray
Sounds like you need something more doable at the undergraduate level.
I'm an EE, but I'm more ASIC than PCB. One thing I've always wondered is if there was a quicker way to optimize pin out assignments as it relates to PCB design, or if it even really matters. For example, if I'm prototyping on an FPGA in a BGA package, do I gain much by choosing a more "optimal" pin out?
For the ASIC side, we just assume a worst case scenario and try to register everything going in an out; chalking up a whole clock period to go towards "chip to chip" traversal time.
Sorry, I dunno much about PCB. I'm a front end RTL dude aspiring to do SOC chip architecture.
I'm an EE, but I'm more ASIC than PCB. One thing I've always wondered is if there was a quicker way to optimize pin out assignments as it relates to PCB design, or if it even really matters. For example, if I'm prototyping on an FPGA in a BGA package, do I gain much by choosing a more "optimal" pin out?
For the ASIC side, we just assume a worst case scenario and try to register everything going in an out; chalking up a whole clock period to go towards "chip to chip" traversal time.
Sorry, I dunno much about PCB. I'm a front end RTL dude aspiring to do SOC chip architecture.
Thread
Thread Starter
Forum
Replies
Last Post
NorCalDC5
Bay Area
2
Feb 27, 2012 08:23 PM



